

QIQY6

Brandy3.0 (Y500)

LA-8692P Rev0.2 Schematic

Intel IVY Bridge Processor with DDRIII + Panther Point PCH
nVIDIA N13P GT-1 + 2nd VGA N13P GT-1
2012-02-05 Rev0.2

Security Classification	LC Future Center Secret Data			Title Cover Page	
Issued Date	2012/07/01	Deciphered Date	2014/07/01		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FALC DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Size Custom	Document Number LA-8692P
				Date: Tuesday, June 05, 2012	Rev 0.2
				Sheet 1	of 66

Chief River

PCI-Express 16X Gen3

PEG 8~15

PEG 0~7

2nd VGA N13P-GT1

VRAM 64*32
GDDR5*8

Sub/B (SLI)

Page 32

N13P-GT1

VRAM 64*32
GDDR5*8

Page 23, 24, 25, 26, 27, 28, 29, 30, 31

**Intel
IVY Bridge
Processor**

Socket-rPGA989
37.5mm*37.5mm

**Memory BUS (DDR3II)
Dual Channel**

1.5V DDR3II 1066/1333/1600 MT/s

DDR3-SO-DIMM X2
BANK 0, 1, 2, 3

UP TO 16G

FDI *8
2.7GT/s

DMI *4
5GT/s

**Intel
Panther Point
PCH**

FCBGA 989 Balls
25mm*25mm

USB 2.0 1x
5V 480MHz
USB 2.0 3x
5V 480MHz

USB 3.0 3x
5V 5GT/s

USB 2.0 2x
5V 480MHz

PCIe Gen1 2x
5V 480MHz
SATA Gen3 Port 0
5V 6GHz(600MB/s)

SATA Gen3 Port 1
5V 6GHz(600MB/s)
SATA Gen1 Port2
5V 3GHz(300MB/s)

HD Audio
3.3V 24MHz

LPC BUS
3.3V 33MHz

USB Left
USB 3.0 Port 2
USB 3.0 Port 3

Page 48

TV

USB 2.0 Port 12

Page 38

Int. Camera
USB 3.0 Port 0
USB 2.0 Port 0

Page 50

BT

USB 2.0 Port 13

Page 47

USB Charger
PS8710BT

Page 50

USB Right

USB 2.0 Port 9, Cha

Sub/B

Page 50

PCIeMini Card
WLAN

PCIe Port 2

page 38

mSATA SSD

SATA Port 0

page 38

PCIeMini Card
WLAN

USB Port 10

page 38

PCIeMini Card
TV

PCIe Port 3

USB Port 12

page 38

SATA HDD

SATA Port 1

page 41

SATA ODD

SATA Port 1

page 41

HDMI Conn.

CRT Conn.

LVDS Conn.

HDMI1.4b

Page 36

Page 34

RJ45 Conn.

Page 40

**Atheros
AR8161 1G
AR8151 1G**

PCIe port 1

Page 39

**CardReader
JMB389
SD/MMC/MS/XD**

PCIe port 4

Page 44

**SPI ROM
(4MB+2MB)**

Page 14

PCIe Gen1 1x
1.5V 5GT/s

PCIe Gen1 1x
1.5V 5GT/s

SPI BUS
3.3V 33MHz

**EC
ITE IT8580E**

Page 45

**Codec
ALC269Q-VC3**

Page 43

SPK Conn.

Page 43

Touch Pad

Page 46

Int.KBD

Page 46

**Thermal Sensor
EMC 1403**

Page 41

**Int. MIC Conn.
(JCMOS Conn.)**

Page 50

Ext. MIC Conn.

Sub/B

Page 49

HP Conn.

Sub/B

Page 49

Power Circuit DC/DC

Page 54, 55, 56, 57, 58, 59,
60, 61, 62, 63, 64

DC/DC Interface CKT.

Page 53

RTC CKT.

Page 54

POWER/B Conn.

Page 51

AUDIO, USB/B Conn.

Page 49

ODD/B Conn.

page 42

NOVO/B Conn.

Page 51

Security Classification	LC Future Center Secret Data		Title	
Issued Date	2012/07/01	Deciphered Date	2014/07/01	MB Block Diagram
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FUTURE CENTER DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				
Size	Document Number	Date		Rev
Custom	LA-8692P	Tuesday, June 05, 2012		0.2
Sheet	2	of		66

<div>power plane</div> <div>State</div>	+B	+5VALW +3VALW	+1.5V	<div>+5VS</div> <div>+3VS</div> <div>+1.5VS</div> <div>+VCCSA</div> <div>+V1.5S_VCCP</div> <div>+CPU_CORE</div> <div>+VGA_CORE</div> <div>+GFX_CORE</div> <div>+1.8VS</div> <div>+1.05VS</div> <div>+0.75VS</div> <div>+3.3VS_VGA</div> <div>+1.5VS_VGA</div> <div>+1.05VS_VGA</div>
S0	○	○	○	○
S3	○	○	○	✗
S5 S4/AC	○	○	✗	✗
S5 S4/ Battery only	○	✗	✗	✗
S5 S4/AC & Battery don't exist	✗	✗	✗	✗

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

USB 2.0	USB 3.0	Port	4 External USB Port
EHCI1	XHCI	0	Camera Camera
		1	
		2	USB Port (Left Side) USB Port (Left Side)
		3	USB Port (Left Side) USB Port (Left Side)
		4	
		5	
		6	
		7	
EHCI2		8	
		9	USB Port (Right Side)
		10	Mini Card(WLAN)
		11	
		12	Mini Card(TV) Blue Tooth

[illegible]

Port	Device
1	LAN
2	WLAN
3	TV
4	Card Reader
5	
6	
7	
8	

	SOURCE	Main VGA	2nd VGA	BATT	IT8580E	SODIMM	WLAN WWAN	Thermal Sensor	PCH
SMB_EC_CK1 SMB_EC_DA1	IT8580E +3VALW	X	X	V +3VALW	X	X	X	X	X
SMB_EC_CK2 SMB_EC_DA2	IT8580E +3VALW	X	X	X	X	X	X	X	V +3VS
SMBCLK SMBDATA	PCH +3VALW	X	X	X	X	V +3VS	V +3VS	X	X
SML0CLK SML0DATA	PCH +3VALW	X	X	X	X	X	X	X	X
SML1CLK SML1DATA	PCH +3VALW	V +3VS	V +3VS	X	V +3VS	X	X	V +3VS	X

Device	Device	Address
Smart Battery	0001 011X b	1001_101xb
	Thermal Sensor EMC1403-2	
	Master VGA	0x9E
	Slave VGA	0x9C

Device	Address
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb



Hot plug detect for IFP link E

VGA and GDDR5 Voltage Rails (N13Px GPIO)

GPIO	I/O	ACTIVE	Function Description
GPIO0	OUT	-	GPU VID4
GPIO1	OUT	-	GPU VID3
GPIO2	OUT	-	VGA_BL_PWM
GPIO3	OUT	-	VGA_ENVDD
GPIO4	OUT	-	VGA_ENBKL
GPIO5	OUT	-	GPU VID1
GPIO6	OUT	-	GPU VID2
GPIO7	OUT	-	DPRSLPVR_VGA
GPIO8	I/O	-	Thermal Catastrophic Over Temperature
GPIO9	OUT	-	GPIO9
GPIO10	OUT	-	Memory VREF Control
GPIO11	OUT	-	GPU VID0
GPIO12	IN		AC Power Detect Input (10K pull High)
GPIO13	OUT	-	GPU VID5
GPIO14	OUT	-	FB_CLAMP_TOGGLE_REQ#
GPIO15	IN	N/A	(100K pull low)
GPIO16	OUT	-	GPIO16
GPIO17	IN	N/A	GPIO17
GPIO18	IN	-	dGPU_HDMI_HPD
GPIO19	IN	-	GPIO19

Performance Mode P0 TDP at Tj = 102 C* (GDDR5)



Products	GPU (4)	Mem (1,5)	NVCLK /MCLK	NVVDD			FBVDD (1.35V)		FBVDDQ (GPU+Mem) (1.35V)		PCI Express (1.05V) (6)		I/O and PLLVDD (1.8V)		I/O and PLLVDD (1.05V)		Other (3.3V)	
	(W)	(W)	(MHz)	(V)	(A)	(W)	(A)	(W)	(A)	(W)	(mA)	(W)	(mA)	(W)	(mA)	(W)	(mA)	(W)
N13X 128bit 1GB GDDR5	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VS_VGA	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI	+3VS_VGA	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VS_VGA	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VS_VGA	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VS_VGA	3GIO_PAD_CFG_ADR[3]	3GIO_PAD_CFG_ADR[2]	3GIO_PAD_CFG_ADR[1]	3GIO_PAD_CFG_ADR[0]
STRAP2	+3VS_VGA	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VS_VGA	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_VGA	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V

Device ID		setting		I2C Slave addresses ID	
N13P-GT (28nm)	0x0FDB	SMB_ALT_ADDR (ROM_SO Bit 1)	0	0x9E	
			1	0x9C	

GPU	ROM_SO	ROM_SCLK	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
N13P-GT1 28nm	PU 25K GC6@				PU 5K SLI@		
	PU 10K	PU 5K OPT@, SLI@	PU 45K	PD 5K	PD 10K	PD 5K OPT@	PD 45K

GPU		N13P-GT		
FB Memory (GDDR5)		ROM_SI		
Samsung 2500MHz	K4G10325FD-FC04			
	32Mx32	PD 45K		
Hynix 2500MHz	H5GQ1H24BFR-T2C			
	32Mx32	PD 35K		
Samsung 2500MHz	K4G20325FD-FC04			
	64Mx32	PD 30K		
Hynix 2500MHz	H5GQ2H24AFR-T2C			
	64Mx32	PD 25K		





2. Optimus system VDD33 avoids drop down earlier than NVDD and FBVDDQ





Security Classification		LC Future Center Secret Data		Title	
Issued Date		2012/07/01		Deciphered Date	
2012/07/01		2014/07/01		2014/07/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number				Rev
Custom	LA-8692P				0.2
Date:		Thursday, June 07, 2012		Sheet	4 of 66

edP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms

PEG_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms
PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms









TYCO_2013620-2_IVV BRIDGE

TYCO_2013620-2_IVV BRIDGE




Security Classification		LC Future Center Secret Data		Title					
Issued Date		2012/07/01		Deciphered Date		2014/07/01			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FUTURE CENTER TO ANY OTHER DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT WRITTEN CONSENT OF LC FUTURE CENTER.				PROCESSOR(3/7) DDRIII					
				Size		Document Number		Rev	
				Custom		LA-8692P		0.2	
				Date:		Tuesday, June 05, 2012		Sheet 7 of 66	


CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	<p>★ 1: Normal Operation; Lane # definition matches socket pin map definition</p> <p>0: Lane Reversed</p>



Display Port Presence Strap	
CFG4	<p>★ 1 : Disabled; No Physical Display Port attached to Embedded Display Port</p> <p>0 : Enabled; An external Display Port device is connected to the Embedded Display Port</p>





PCIe Port Bifurcation Straps	
CFG[6:5]	<p>11: (Default) x16 - Device 1 functions 1 and 2 disabled</p> <p>★ 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled</p> <p>01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)</p> <p>00: x8,x4,x4 - Device 1 functions 1 and 2 enabled</p>




PEG DEFER TRAINING	
CFG7	<p>1: (Default) PEG Train immediately following xxRESETB de assertion</p> <p>0: PEG Wait for BIOS for training</p>

Security Classification		LC Future Center Secret Data		Title					
Issued Date		2012/07/01		Deciphered Date		2014/07/01			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FUTURE CENTER DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				PROCESSOR(4/7) RSVD,CFG					
				Size		Document Number		Rev	
				Custom		LA-8692P		0.2	
				Date:		Tuesday, June 05, 2012		Sheet 8 of 66	








<7> DDR_A_D[0..63]
<7> DDR_A_DQS[0..7]
<7> DDR_A_DQS[0..7]
<7> DDR_A_MA[0..15]


Layout Note:
Place near DIMM

Layout Note:
Place near DIMM




OSCON (220uF_6.3V_4.2L_ESR17m)*1=(SF000002Y00)
(10uF_0603_6.3V)*8
(0.1uF_402_10V)*4

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/07/01	Deciphered Date	2014/07/01	DDR3-SODIMM SLOT1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number	LA-8692P			Rev 0.2
Date	Tuesday, June 05, 2012	Sheet	12	of	86























Security Classification		LC Future Center Secret Data		Title	
Issued Date		2012/07/01		Deciphered Date	
				2014/07/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				PCH (2/9) PCIE, SMBUS, CLK Size Document Number Rev 1/2 Custom LA-8692P 0.2	
Date:		Tuesday, June 05, 2012		Sheet 15 of 66	




7/28 Modify follow Module Design.








System Power Management







Security Classification				LC Future Center Secret Data				Title			
Issued Date				2012/07/01				PCH (3/9) DMI, FDI, PM,			
Deciphered Date				2014/07/01				LA-8692P			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FUTURE CENTER TO ANY OTHER DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size				Rev			
				Custom				0.2			
Date:				Tuesday, June 05, 2012				Sheet 16 of 66			




GPIO28
On-Die PLL Voltage Regulator
This signal has a weak internal pull up
★ H : On-Die voltage regulator enable
L : On-Die PLL Voltage Regulator disable




Function	PCH_GPIO38	PCH_GPIO67	PCH_GPIO70
Optimus	0	0	X
Reserve	0	1	X
DIS (SLI)	1	0	X
Reserve	1	1	X
14"	X	X	0
15"	X	X	1





Security Classification	LC Future Center Secret Data		Title	
Issued Date	2012/07/01	Deciphered Date	2014/07/01	PCH (6/9) GPIO, CPU, MISC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FUTURE CENTER TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				
Size	Document Number	Rev	Date	
Custom	LA-8692P	0.2	Tuesday, June 05, 2012	
Sheet		19	of 66	




On-Die PLL Voltage Regulator
H: On-Die PLL voltage regulator enable
VCCFDIPLL, VCCAPLLEXP, VCCAPLLDMI2, VCCAPLLSATA



Before gerber out change to 22u_0805




Have internal VRM



POWER

Clock and Miscellaneous



USB


PCI/GPIO/LPC

SATA



MISC

CPU

RTC





VCC3_3 = 266mA detal waiting for newest spec
VCCDMI = 42mA detal waiting for newest spec









On-Die PLL Voltage Regulator
H: On-Die PLL voltage regulator enable
VCCFDIPLL, VCCAPLLEXP, VCCAPLLDMI2, VCCAPLLSATA


Security Classification		LC Future Center Secret Data				Title					
Issued Date		2012/07/01		Deciphered Date		2014/07/01		PCH (8/9) PWR			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						Size	Document Number		Rev		
						Custom	LA-8692P		0.2		
						Date: Tuesday, June 05, 2012				Sheet 21 of 66	



Security Classification		LC Future Center Secret Data				Title					
Issued Date		2012/07/01		Deciphered Date		2014/07/01		PCH (9/9) VSS			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.											
Size		Document Number				Rev					
Custom		LA-8692P				0.2					
Date:		Tuesday, June 05, 2012				Sheet		22 of 66			




Security Classification		LC Future Center Secret Data				Title	
Issued Date		2012/07/01		Deciphered Date		2014/07/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.							
Size		Document Number					Rev
		LA-8692P					0.2
Date:		Tuesday, June 05, 2012			Sheet	24	of 66






Security Classification		LC Future Center Secret Data		<div style="border: 1px solid black; padding: 2px;"> Title N13P-VGA CORE, GND </div>	
Issued Date		2012/07/01	Deciphered Date		2014/07/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Rev
				Custom	0.2
Date:		Tuesday, June 05, 2012		Sheet	26 of 66

Memory - Lower 32 bits




	DATA Bus	
Address	0..31	32..63
FBX_CMD0	CS#	
FBX_CMD1	A3_BA3	
FBX_CMD2	A2_BA0	
FBX_CMD3	A4_BA2	
FBX_CMD4	A5_BA1	
FBX_CMD5	WE#	
FBX_CMD6	A7_A8	
FBX_CMD7	A6_A11	
FBX_CMD8	AB1#	
FBX_CMD9	A12_RFU	
FBX_CMD10	A0_A10	
FBX_CMD11	A1_A9	
FBX_CMD12	RAS#	
FBX_CMD13	RST#	
FBX_CMD14	CKE#	
FBX_CMD15	CAS#	
FBX_CMD16		CS#
FBX_CMD17		A3_BA3
FBX_CMD18		A2_BA0
FBX_CMD19		A4_BA2
FBX_CMD20		A5_BA1
FBX_CMD21		WE#
FBX_CMD22		A7_A8
FBX_CMD23		A6_A11
FBX_CMD24		AB1#
FBX_CMD25		A12_RFU
FBX_CMD26		A0_A10
FBX_CMD27		A1_A9
FBX_CMD28		RAS#
FBX_CMD29		RST#
FBX_CMD30		CKE#
FBX_CMD31		CAS#

Memory - Upper 32 bits



Memory Partition C - Lower 32 bits



GDDR5
Mode H - Mirror Mode Mapping

	DATA Bus	
Address	0..31	32..63
FBX_CMD0	CS#	
FBX_CMD1	A3_BA3	
FBX_CMD2	A2_BA0	
FBX_CMD3	A4_BA2	
FBX_CMD4	A5_BA1	
FBX_CMD5	WE#	
FBX_CMD6	A7_A8	
FBX_CMD7	A6_A11	
FBX_CMD8	AB1#	
FBX_CMD9	A12_RFU	
FBX_CMD10	A0_A10	
FBX_CMD11	A1_A9	
FBX_CMD12	RAS#	
FBX_CMD13	RST#	
FBX_CMD14	CKE#	
FBX_CMD15	CAS#	
FBX_CMD16		CS#
FBX_CMD17		A3_BA3
FBX_CMD18		A2_BA0
FBX_CMD19		A4_BA2
FBX_CMD20		A5_BA1
FBX_CMD21		WE#
FBX_CMD22		A7_A8
FBX_CMD23		A6_A11
FBX_CMD24		AB1#
FBX_CMD25		A12_RFU
FBX_CMD26		A0_A10
FBX_CMD27		A1_A9
FBX_CMD28		RAS#
FBX_CMD29		RST#
FBX_CMD30		CKE#
FBX_CMD31		CAS#

Security Classification	LC Future Center Secret Data			Title
Issued Date	2012/07/01	Deciphered Date	2014/07/01	N12P-VRAM C Lower
<p>THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FUTURE CENTER EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NO PART OF THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>				Sigs Cuspan L4-6682
Date:	Tuesday, June 05, 2012	Sheet	30	of 66

Memory Partition C - Upper 32 bits

GDDR5 Mode H - Mirror Mode Mapping

Address	0..31	32..63
FBK_CMD0	CS#	
FBK_CMD1	A3_BA3	
FBK_CMD2	A2_BA0	
FBK_CMD3	A4_BA2	
FBK_CMD4	A5_BA1	
FBK_CMD5	WE#	
FBK_CMD6	A7_A8	
FBK_CMD7	A6_A11	
FBK_CMD8	ABI#	
FBK_CMD9	A12_RFU	
FBK_CMD10	A0_A10	
FBK_CMD11	A1_A9	
FBK_CMD12	RAS#	
FBK_CMD13	RST#	
FBK_CMD14	CKE#	
FBK_CMD15	CAS#	
FBK_CMD16		CS#
FBK_CMD17		A3_BA3
FBK_CMD18		A2_BA0
FBK_CMD19		A4_BA2
FBK_CMD20		A5_BA1
FBK_CMD21		WE#
FBK_CMD22		A7_A8
FBK_CMD23		A6_A11
FBK_CMD24		ABI#
FBK_CMD25		A12_RFU
FBK_CMD26		A0_A10
FBK_CMD27		A1_A9
FBK_CMD28		RAS#
FBK_CMD29		RST#
FBK_CMD30		CKE#
FBK_CMD31		CAS#

Security Classification

LC Future Center Secret Data

Title

N12P-VRAM C Upper

Issued Date

2012/07/01

Deciphered Date

2014/07/01

Document Number

LA-8682P

Date

Tuesday, June 05, 2012

Sheet

31 of 66

Memory Partition C - Upper 32 bits

GDDR5 Mode H - Mirror Mode Mapping

Address	0..31	32..63
FBK_CMD0	CS#	
FBK_CMD1	A3_BA3	
FBK_CMD2	A2_BA0	
FBK_CMD3	A4_BA2	
FBK_CMD4	A5_BA1	
FBK_CMD5	WE#	
FBK_CMD6	A7_A8	
FBK_CMD7	A6_A11	
FBK_CMD8	ABI#	
FBK_CMD9	A12_RFU	
FBK_CMD10	A0_A10	
FBK_CMD11	A1_A9	
FBK_CMD12	RAS#	
FBK_CMD13	RST#	
FBK_CMD14	CKE#	
FBK_CMD15	CAS#	
FBK_CMD16		CS#
FBK_CMD17		A3_BA3
FBK_CMD18		A2_BA0
FBK_CMD19		A4_BA2
FBK_CMD20		A5_BA1
FBK_CMD21		WE#
FBK_CMD22		A7_A8
FBK_CMD23		A6_A11
FBK_CMD24		ABI#
FBK_CMD25		A12_RFU
FBK_CMD26		A0_A10
FBK_CMD27		A1_A9
FBK_CMD28		RAS#
FBK_CMD29		RST#
FBK_CMD30		CKE#
FBK_CMD31		CAS#

Security Classification

LC Future Center Secret Data

Title

N12P-VRAM C Upper

Issued Date

2012/07/01

Deciphered Date

2014/07/01

Document Number

LA-8682P

Date

Tuesday, June 05, 2012

Sheet

31 of 66

Memory Partition C - Upper 32 bits

The diagram illustrates the electrical connections for the upper 32 bits of Memory Partition C. It shows the interface between the memory controller (FBC, DBI, CAS, RAS, WE, VREF) and the memory array (GDDR5). The connections are organized into several sections, including the FBC, DBI, CAS, RAS, WE, and VREF sections. The diagram also includes a table for GDDR5 Mode H - Mirror Mode Mapping and a security classification section at the bottom.

GDDR5 Mode H - Mirror Mode Mapping

Address	0..31	32..63
FBK_CMD0	CS#	
FBK_CMD1	A3_BA3	
FBK_CMD2	A2_BA0	
FBK_CMD3	A4_BA2	
FBK_CMD4	A5_BA1	
FBK_CMD5	WE#	
FBK_CMD6	A7_A8	
FBK_CMD7	A6_A11	
FBK_CMD8	ABI#	
FBK_CMD9	A12_RFU	
FBK_CMD10	A0_A10	
FBK_CMD11	A1_A9	
FBK_CMD12	RAS#	
FBK_CMD13	RST#	
FBK_CMD14	CKE#	
FBK_CMD15	CAS#	
FBK_CMD16		CS#
FBK_CMD17		A3_BA3
FBK_CMD18		A2_BA0
FBK_CMD19		A4_BA2
FBK_CMD20		A5_BA1
FBK_CMD21		WE#
FBK_CMD22		A7_A8
FBK_CMD23		A6_A11
FBK_CMD24		ABI#
FBK_CMD25		A12_RFU
FBK_CMD26		A0_A10
FBK_CMD27		A1_A9
FBK_CMD28		RAS#
FBK_CMD29		RST#
FBK_CMD30		CKE#
FBK_CMD31		CAS#

Security Classification

LC Future Center Secret Data

Title

N12P-VRAM C Upper

Issued Date

2012/07/01

Deciphered Date

2014/07/01

Document Number

LA-8682P

Date

Tuesday, June 05, 2012

Sheet

31 of 66

Memory Partition C - Upper 32 bits

GDDR5 Mode H - Mirror Mode Mapping

Address	0..31	32..63
FBK_CMD0	CS#	
FBK_CMD1	A3_BA3	
FBK_CMD2	A2_BA0	
FBK_CMD3	A4_BA2	
FBK_CMD4	A5_BA1	
FBK_CMD5	WE#	
FBK_CMD6	A7_A8	
FBK_CMD7	A6_A11	
FBK_CMD8	ABI#	
FBK_CMD9	A12_RFU	
FBK_CMD10	A0_A10	
FBK_CMD11	A1_A9	
FBK_CMD12	RAS#	
FBK_CMD13	RST#	
FBK_CMD14	CKE#	
FBK_CMD15	CAS#	
FBK_CMD16		CS#
FBK_CMD17		A3_BA3
FBK_CMD18		A2_BA0
FBK_CMD19		A4_BA2
FBK_CMD20		A5_BA1
FBK_CMD21		WE#
FBK_CMD22		A7_A8
FBK_CMD23		A6_A11
FBK_CMD24		ABI#
FBK_CMD25		A12_RFU
FBK_CMD26		A0_A10
FBK_CMD27		A1_A9
FBK_CMD28		RAS#
FBK_CMD29		RST#
FBK_CMD30		CKE#
FBK_CMD31		CAS#

Security Classification

LC Future Center Secret Data

Title

N12P-VRAM C Upper

Issued Date

2012/07/01

Deciphered Date

2014/07/01

Document Number


LA-8682P


Date

Tuesday, June 05, 2012

Sheet


31 of 66





Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VS_VGA	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI	+3VS_VGA	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VS_VGA	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VS_VGA	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VS_VGA	3GIO_PAD_CFG_ADR[3]	3GIO_PAD_CFG_ADR[2]	3GIO_PAD_CFG_ADR[1]	3GIO_PAD_CFG_ADR[0]
STRAP2	+3VS_VGA	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VS_VGA	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_VGA	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V

Resistor Values	Pull-up to +3VS_VGA	Pull-down to Gnd
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111



				X76								
GPU	FB Memory (GDDR5)		ROM_SI	ROM_SO	ROM_SCLK	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4		
N13P-GT1 28nm	Samsung	K4G20325FD-FC04	2G	PD 30K	PU 25K GC6@	PU 10K	PU 45K	PD 5K	PD 10K	PU 5K SLI@	64Mx32	
		K4G10325FG-HC04	1G	PD 45K							32Mx32	
	Hynix	H5GQ2H24AFR-T2C	2G	PD 25K	PU 5K OPT@, SLI@	PD 5K OPT@	64Mx32					
		H5GQ1H24BFR-T2C	1G	PD 35K			32Mx32					

3GIO_PADCFG		XCLK_417	
3GIO_PADCFG[3:0]		0	277MHz (Default)
0000	Notebook Default	1	Reserved

SLOT_CLK_CFG	
0	GPU and MCH don't share a common reference clock
1	GPU and MCH share a common reference clock (Default)

SMBUS_ALT_ADDR	
0	0x9E (Default)
1	0x9C (Multi-GPU usage)

VGA_DEVICE	
0	3D Device (Class Code 302h)
1	VGA Device (Default)

SUB_VENDOR	
0	No VBIOS ROM
1	BIOS ROM is present (Default)









USER Straps	
User[3:0]	
1000-1100	Customer defined

FB_0_BAR_SIZE	
0	Reserved
1	Reserved
2	256MB (Default)
3	Reserved

PEX_PLL_EN_TERM	
0	Disable (Default)
1	Enable

PCIE_MAX_SPEED	
0	Limit to PCIE Gen1
1	PCIE Gen 2/3 Capable

Security Classification	LC Future Center Secret Data		Title	
Issued Date	2012/07/01	Deciphered Date	2014/07/01	N13P_MISC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom
				Document Number LA-8692P
				Rev 0.2
				Date: Thursday, June 07, 2012
				Sheet 33 of 66




Security Classification		LC Future Center Secret Data		Title	
Issued Date		2012/07/01		LVDS	
Deciphered Date		2014/07/01		Size	
Customer		LA-8692P		Rev	
Date		Tuesday, June 05, 2012		Sheet	
		34		of	
		86			










THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

No use NVSR chip for DVT

Security Classification		LC Future Center Secret Data		Title	
Issued Date		2012/07/01	Deciphered Date	2014/07/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				C	LA-8692P
				Date:	Tuesday, June 05, 2012
				Sheet	35 of 66
				Rev	0.2



Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/07/01	Deciphered Date	2014/07/01	CRT Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Custom	Document Number	LA-8892P		Rev 0.2
Date:	Tuesday, June 05, 2012	Sheet	36	of	66




Security Classification		LC Future Center Secret Data		Title	
Issued Date		Deciphered Date		HDMI CONN	
2012/07/01		2014/07/01		Size	
				Document Number	
				LA-8892P	
				Rev	
				0.2	
				Date:	
				Tuesday, June 05, 2012	
				Sheet	
				37 of 66	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.


Mini-Express Card for WLAN/WiMAX(Half)
Mini-Express Card for SSD(Full)

9/18 JPI Pin2,24,52 contact to +3VS_WLAN for AOAC function

Mini-Express Card(WLAN/WiMAX)




Reserve for SW mini-pcie debug card.
Series resistors closed to KBC side.



WLAN&BT Combo module circuits


	BT on module Enable	BT on module Disable
BT_CTRL	H	L
PCH_BT_ON#	L	H




Q157 is AOAC+COMBT need to stuff
only AOAC or only COMBT is un-stuff

Mini-Express Card(SSD)

SSD Active:4.5W(1.5A)




Mini-Express Card(TV)






Atheros request can't disable LAN power



Layout Notice : Place as close chip as possible.




Vendor recommend reseve the PU resistor close LAN chip



Change C968, C969 value of Cap from 33pF to 15pF for TXC recommend




Change C968, C969 value of Cap from 33pF to 15pF for TXC recommend




H --> Overclocking mode
L --> Not overclocking mode

Place Close to PIN1




Change C968, C969 value of Cap from 33pF to 15pF for TXC recommend

	LX Voltage <Pin 40>	Configure
AR8151	+1.7V <VDDCT>	R1356, C955
AR8161	+1.1V <DVDDL, AVDDL>	R1357, R1372, L76




Place close to Pin34

Place Close to LAN chip




Note : C938, C940, C942, 944, reserved for EMI.





For AR8151: Stuff 49.9K and 0.1u
For AR8161: NC



For AR8151: Stuff R1368 for +AVDD3.3
For AR8161: Stuff R1367, C949 for +AVDDH


Security Classification				LC Future Center Secret Data				Title	
Issued Date				Deciphered Date				LAN-AR8151/8161	
2012/07/01				2014/07/01				LA-8692P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.								Size Custom	Rev 0.2
Date:				Tuesday, June 05, 2012				Sheet	39 of 66






internal pull up 1.2K to 1.5V
R for initial thermal
shutdown temp

REMOTE2+/-:
Trace width/space:10/10 mil
Trace length:<8"




Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/07/01	Deciphered Date	2014/07/01	EMC1403/2103_ Thermal sensor/FAN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number LA-8892P
				Rev	0.2
Date:		Tuesday, June 05, 2012		Sheet	41 of 66


SATA HDD Conn.




SATA ODD Conn.




ODD Power Control




Security Classification		LC Future Center Secret Data				Title							
Issued Date		2012/07/01		Deciphered Date		2014/07/01		HDD/ODD Connector					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.								Size		Document Number		Rev	
										LA-8692P		0.2	
								Date:		Tuesday, June 05, 2012		Sheet 42 of 66	




Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/07/01	Deciphered Date	2014/07/01	HD Audio ALC269/Audio Jack	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>				<p>Size Document Number Custom Custom LA-8692P</p>	
<p>Date: Tuesday, June 05, 2012</p>				<p>Sheet 43 of 66 Rev 0.2</p>	




15" INT_KBD Conn.









To TP/B Conn.



Lid Switch




Security Classification		LC Future Center Secret Data		Title	
Issued Date		2012/07/01	Deciphered Date	2014/07/01	KB /SW /LPC Debug Conn.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size B	Document Number	LA-8892P			Rev 0.2
Date:	Tuesday, June 05, 2012	Sheet	46	of	66





Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/07/01	Deciphered Date	2014/07/01	LED/EC SPI ROM/BT	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FRA DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>				Size	Document Number
				B	LA-8692P
				Date: Tuesday, June 05, 2012 Sheet 47 of 66 Rev 0.2	


LEFT SIDE USB3.0 PORT X1




For EMI request
 USB2.0 choke --> SM070000I00
 USB3.0 Choke --> SM070001U00




For ESD request




YSLAMP0524P_SLP2510P8-10-9




For EMI request
 USB2.0 choke --> SM070000I00
 USB3.0 Choke --> SM070001U00




For ESD request



YSLAMP0524P_SLP2510P8-10-9



Security Classification	LC Future Center Secret Data			Title
Issued Date	2012/07/01	Deciphered Date	2014/07/01	USB3.0 ports
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom
				Document Number LA-8692P
				Rev 0.2
				Date Tuesday, June 05, 2012
				Sheet 48 of 66




Equalizer control and program for channel A
3.3V tolerant. Internally pulled down at ~150KΩ
[A_EQ1, A_EQ0] ==
LL: adaptive EQ enable
LH: program EQ for channel loss up to 7dB
HL: program EQ for channel loss up to 14.5dB
HH: program EQ for channel loss up to 11.5dB

Programmable output pre-emphasis level setting for channel A
3.3V tolerant. Internally pulled down at ~150KΩ
[A_DE1, A_DE0] ==
LL: 3.5dB de-emphasis
LH: No de-emphasis
HL: 7dB de-emphasis
HH: 5dB with boost output swing

Chip test mode enable.
3.3V tolerant. Internally pulled down at ~150KΩ.
TEST ==
* L: Normal operation (default)
H: Test mode enable


Equalizer control and program for channel B
3.3V tolerant. Internally pulled down at ~150KΩ
[B_EQ1, B_EQ0] ==
LL: adaptive EQ enable
LH: program EQ for channel loss up to 7dB
HL: program EQ for channel loss up to 14.5dB
HH: program EQ for channel loss up to 11.5dB

Programmable output pre-emphasis level setting for channel B
3.3V tolerant. Internally pulled down at ~150KΩ
[B_DE1, B_DE0] ==
LL: 3.5dB de-emphasis
LH: No de-emphasis
HL: 7dB de-emphasis
HH: 5dB with boost output swing




Security Classification				LC Future Center Secret Data		Title	
Issued Date	2012/07/01	Deciphered Date	2014/07/01			Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						Custom	LA-8892P
						Rev	0.2
						Date:	Tuesday, June 05, 2012
						Sheet	50 of 66


ON/OFF switch



Power Button/B link to Function/B Conn. 10pin



KB Lighting CONN.4pin






Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/07/01	Deciphered Date	2014/07/01	other IO connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number LA-8682P
				Date: Tuesday, June 05, 2012	Rev 0.2
				Sheet 51	of 66

[illegible]



The left diagram shows the PCH_PWR_EN# signal path. It starts with a 100K_0402_5% resistor (R60) connected to the PCH_PWR_EN# signal. The signal then passes through a DS3 signal and a 2N7002_SOT23 MOSFET (Q118). The MOSFET is connected to a 3V_DSW to 3V_PCH and 5VALW to 5V_PCH conversion stage. The output of the MOSFET is connected to the PCH_PWR_EN# signal.

The right diagram shows the PM_SLP_SUS# signal path. It starts with a 100K_0402_5% resistor (R1448) connected to the PM_SLP_SUS# signal. The signal then passes through a DS3 signal and a 2N7002_SOT23 MOSFET (Q149). The MOSFET is connected to a 3V_DSW to 3V_PCH and 5VALW to 5V_PCH conversion stage. The output of the MOSFET is connected to the PM_SLP_SUS# signal.




Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/07/01	Deciphered Date	2014/07/01	DC Interface	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>				<p>Size Document Number Custom LA-8882P</p>	
Date: Tuesday, June 05, 2012		Sheet 60 of 66		Rev 0.	



2012/05/25
change Netname from +5VALW
to +5VS




Security Classification				LC Future Center Secret Data				Title			
Issued Date				2012/07/01				Deciphered Date			
2012/07/01				2014/07/01				Vin Detector			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FUTURE CENTER. DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size				Document Number			
				Custom				LA-8692P			
				Date:				Tuesday, June 05, 2012			
				Sheet				53 of 66			
				Rev				0.2			




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

Security Classification	LC Future Center Secret Data		
Issued Date	2012/07/01	Deciphered Date	2014/07/01
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>			




Freq= 266~314KHz , 290KHz(typ)
Iocp=13.58A~23.10A



Freq= 266~314KHz , 290KHz(typ)
Iocp=12.25A~20.77A

Security Classification		LC Future Center Secret Data		Title	
Issued Date		2012/07/01		1.5VP/1.5VSP_VGA/1.05VSP_VGA	
		Deciphered Date		2014/07/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number	LA-8692P			Rev
Custum					0.2
Date:	Tuesday, June 05, 2012	Sheet	56	of	66



GL1:0.9V(110000)
GT:0.975V(101010)

2012/04/26
change PC352 from 0
to Mount
2012/04/26
change PR313 from 0
to 75K


PQ801@GL1
PQ802@GL1

PQ806@GL1
PQ808@GL1


Layout Note:
Place near Phase1 Choke

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/07/01	Deciphered Date	2014/07/01	VGA_COREP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Rev
				C	Document Number
Date:		Tuesday, June 05, 2012	Sheet	59	of 66


+VCC_CORE



+VCC_CORE



+VCC_CORE




2012/02/29
DC:PC317, PC319, PC321, PC322 (330uF/9m +-20% *4)
QC:PC317, PC318, PC319, PC321, PC322 (330uF/9m +-20% *5)
P/N:SGA0000610J (no link)

+CPU_CORE

+VCC_GFXCORE_AXG


+VCC_GFXCORE_AXG




Below is 458544_CRV_PDDG_0.5 Table 5-8.


Socket Bottom	5 x 22 μ F (0805) 5 x (0805) no-stuff sites
Socket Top	7 x 22 μ F (0805) 2 x (0805) no-stuff sites

+1.05VS



Security Classification	LC Future Center Secret Data			Title
Issued Date	2012/07/01	Deciphered Date	2014/07/01	CPU_CORE1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom
				Document Number LA-8892P
				Rev 0.2
Date:	Tuesday, June 05, 2012	Sheet	62 of 66	





Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/07/01	Deciphered Date	2014/07/01	Power sequence	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FUTURE CENTER TO ANY OTHER DIVISION OR TO ANY OTHER PERSON WITHOUT THE WRITTEN CONSENT OF THE COMPETENT DIVISION OF FUTURE CENTER. THIS SHEET MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number	LA-8692P			Rev
Custom					0.2
Date:	Tuesday, June 05, 2012	Sheet	64	of	66

Version change list (P.I.R. List)

Page 1 of 1
for PWR

Item	Reason for change	PG#	Modify List	Date	Phase
1	Reserve 0.1uF for Charger IC	51	Reserve PC321	201109/27	B test
2	EMI Request		change PR322,PR407,PR408,PR503,PR511,PR606,PR804,PR827 to 2.2 ohm add PC526,PC527,PC970,PC971(470uF)	201109/27	B test
3	Combine 1.05V	51	Remove one power rail +V1.05S_VCCPP Pop PR722,PR712,PR718	201109/27	B test
4	Discharge for +1.05VS_VGA by NV Request	53	Reserve PR528	201109/27	B test
5	Set VGA_CORE VBOOT voltage	56	unpop PR806 change PR813 to 147K ohm	201109/27	B test
6	For VGA_CORE power saving by NV Request	56	add PR838 0ohm	201109/27	B test
7	for CPU_CORE load line adjust	57	add PC969	201109/27	B test
8	to prevent MOS over temperature	55/58	change PQ702,PQ901,PQ902,PQ905 TPCA8065	201109/27	B test
9	for CPU_CORE test	59	Reserve PC77,PC78	201109/27	B test
10	for VGA VID R-short	59	change PR318,PR319,PR320,PR321,PR322,PR323 footprint	201205/31	B test
11	Charger boost resistor For EMI	63	Change PR385 from 2.2ohm to 4.7ohm	201206/04	B test
12					
13					
14					
15					
16					
17					

Security Classification		LC Future Center Secret Data		Title	
Issued Date		2012/07/01		PIR (PWR)	
Deciphered Date		2014/07/01			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	
				Document Number LA-8892P	
				Rev 0.2	
Date: Tuesday, June 05, 2012				Sheet 65 of 66	

QIWEY3 HW PIR List

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
				EVT TO DVT
1		P7	Reserve R64	Reserve EC DRAMRST control pin for Deep S3
2		P16	Reserve R1457, R1455, R1447	Reserve SUSACK#, SUSWARN#, SLP_SUS# control signal for Deep S3
3		P16	Reserve Q118, R1120, R1121	Reverse SLP_SUS# to control +3V_PCH&+5V_PCH
4		P16	Change AC_PRESENT Pull high source to +3V_DSW	For Deep S3 function
5		P21	Remove R289	+5V_PCH control circuit change for Deep S3
6		P36	Reserve J8, Q104, C533, C526, R436	Reserve for AOAC function
7		P36	Change JP1 pin2, 24, 52 power source to +3VS_WLAN_AOAC	Reserve for AOAC function
8		P42	Change EC GPIO pin setting (Impact pin 18, 71, 72, 126, 128)	For DeepS3/AOAC function
9		P48	Reserve J11, J14, Q148, Q149, C38, C39	+3V_PCH&+5V_PCH control circuit for Deep S3
10		P45	change U49 symbol (without GND pad)	For DFx issue
11		P46	change U40, U69 symbol (without GND pad)	For DFx issue
12		P47	change JP10 type to SP01001B800	For DFx issue
13		P19	Reserve R207, R224 to contact WLAN wake even	Reserve for AOAC function
14		P41	Change JSPK1 type to SP02000H700	For DFx issue
14		P19	Reserve R704 and R706 for GPIO69 PU&PD	For SKU ID
15		P23	Change CV37, CV38 to 22P	For Crystal EA request
16		P37	Change C968, C969 to 33P	For Crystal EA request

www.s-manuals.com